© 2019 IEEE

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

29.09.2019

This talk was presented in the workshop

WS-01 - SiGe BiCMOS Integrated circuits for millimeter-wave applications: 5G, automotive radars, imaging,... - at

2019 European Microwave Conference (EuMC 2019), Paris, France Sept 29 - Oct 9, 2019.





SIX DAYS · THREE CONFERENCES · ONE EXHIBITION

PORTE DE VERSAILLES PARIS, FRANCE 29TH SEPTEMBER - 4TH OCTOBER 2019 Exhibition Hours: Tuesday, 1st October 9.30 - 18.00 Wednesday 2nd October 9.30 - 17.30 Thursday 3rd October 9.30 - 16.30

www.eumweek.com

WS-01

SiGe BiCMOS Integrated circuits for millimeter-wave applications: 5G, automotive radars, imaging, ...



D/A and A/D Conversion Key ICs for Broadband Communications

<u>M. Grözing</u>^{#1}, X.-Q. Du¹, P. Thomas¹, T. Tannert¹, M. Berroth¹ F. Centurelli², P. Tommasino², A. Trifiletti² M. Collisi³, M. Möller³ H. Hettrich⁴, A. Bielik⁴, R. Schmid⁴ K. Schuh⁵, F. Buchali⁵

¹University of Stuttgart, Germany (USTUTT)
 ²University of Rome, Italy (URM1)
 ³University of Saarland, Saabrücken, Germany (USAAR)
 ⁴Micram GmbH, Bochum, Germany (MICRAM)
 ⁵Nokia Bell Labs, Stuttgart, Germany (NOKIA)

[#]m.groezing@int.uni-stuttgart.de







The 14th European Microwave Integrated Circuits Conference

Application Demands for Broadband Converters

Optical data links

single-channel bandwidth demand is increasing further to increase data throughput with constant number of optical carriers (cost!) Current drivers:

- intra- and inter-data-center connects
- Connection of data centers to the metro networks
- mm-Wave and THz wireless networking Single-channel bandwidth demand is also increasing

Circuit and Technology Solutions

- ADCs and DACs in leading-edge CMOS technologies (synchronous time-interleaved architectures inside)
 - have shown an considerable performance increase: conversion rates now up to ~120 GS/s in 16nm FinFET [T. Drenski, J.C. Rasmussen, OFC 2018]
 - but analog input/output bandwidth stays limited to 20...30 GHz [see next slide]

 \rightarrow A solution is needed to increase the input/output bandwidth of converters

- Analog Front-End Interleavers
- Ultra-High-Bandwidth Single-Core Converters

in leading-edge maximum f_T/fmax SiGe-HBT technologies



1. Conversion Rates and Bandwidth of CMOS Converters



[ID10] I. Dedic, "56Gs/s ADC : Enabling 100GbE," 2010 Conference on Optical Fiber Communication (OFC), San Diego, CA, 2010, pp. 1-3. [LK14] L. Kull et al., "22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS," 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 378-379.

[DA15] Y. Duan and E. Alon, "A 6b 46GS/s ADC with >23GHz BW and sparkle-code error correction," 2015 Symposium on VLSI Circuits (VLSI Circuits), Kyoto, 2015, pp. C162-C163.

[LK18] L. Kull et al., "A 24–72-GS/s 8-b Time-Interleaved SAR ADC With 2.0–3.3-pJ/Conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET," in IEEE Journal of Solid-State Circuits, vol. 53, no. 12, pp. 3508-3516, Dec. 2018.

[KS19] K. Sun, G. Wang, Q. Zhang, S. Elahmadi and P. Gui, "A 56-GS/s 8-bit Time-Interleaved ADC With ENOB and BW Enhancement Techniques in 28-nm CMOS," in IEEE Journal of Solid-State Circuits, vol. 54, no. 3, pp. 821-833, March 2019.





- 1. Why SiGe-HBTs for ADC/DAC Front-Ends ?
- 2. A/D Conversion: Time-Interleaving Analog Front-Ends
 - 1. Synchronous Time Interleaving (STI) 1:4 AFE USTUTT
 - 2. Asynchronous Time Interleaving (ATI) 1:4 AFE икм1
- 3. D/A Conversion: Time-Interleaving & Single-Core Front Ends
 - 1. Analog Multiplexer (AMUX) 2:1 AFE
 - 2. Ultra-High-Speed Single-Core DAC міскам
- 4. A/D and D/A Application Experiments

5. Conclusion

- ATI: Asynchronous Time Interleaving
- STI: Synchronous Time Interleaving

AFE: Analog Front End

ADC: Analog-to-Digital ConversionDAC: Digital-to-Analog ConversionAMUX: Analog Multiplexer



USAAR

NOKIA



2.1 STI 1:4 AFE for ADC Introduction: Charge-Sampling



Charge-Sampling enables up to 3 dB SNR improvement for $f > \frac{1}{4T_{t}}$ for the same rms clk jitter

X.-Q. Du, M. Grözing, A. Uhl, S. Park, F. Buchali, K. Schuh, and M. Berroth, "A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2019), Boston, MA, USA, 2019.







X.-Q. Du, M. Grözing, A. Uhl, S. Park, F. Buchali, K. Schuh, and M. Berroth, "A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2019), Boston, MA, USA, 2019.

X.-Q. Du, M. Grözing, A. Uhl, S. Park, F. Buchali, K. Schuh, and M. Berroth, "A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2019), Boston, MA, USA, 2019.

2.1 STI 1:4 AFE for ADC: Measurement Results

X.-Q. Du, M. Grözing, A. Uhl, S. Park, F. Buchali, K. Schuh, and M. Berroth, "A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2019), Boston, MA, USA, 2019.

USTUTT

Time-interleaved samplers enabling ≥100 Gbaud PAM-4 reception

Parameter	This work	DSO [1]	DSO [2]
Sample rate (GS/s)	112 4x28	160	256 4x64
Frequency range (GHz)	DC-50	DC-63	DC-110
Technology	SiGe BiCMOS f _T = 300 GHz	InP	InP f _T = 600-700 GHz*
PAM-4 Baudrates	100 Gbaud 40 km SMF [3]	107 Gbaud 10 km SMF [4]	160 Gbaud 10 km SMF [5]

[1] Data sheet: <u>https://prc.keysight.com/Content/PDF_Files/5991-3868EN.pdf</u>

[2] Data sheet: https://literature.cdn.keysight.com/litweb/pdf/5992-3132EN.pdf

[3] F. Buchali et al., "A SiGe HBT BiCMOS 1-to-4 ADC Frontend Supporting 100 GBaud PAM4 Reception at 14 GHz Digitizer Bandwidth," OFC 2019, Paper Th4A7.

[4] S. Kanazawa et al., "Transmission of 214-Gbit/s 4-PAM signal using an ultra-broadband lumped-electrode EADFB laser module," OFC 2016, Paper Th5B.3.

[5] H. Yamazaki et al., "160-GBd (320-Gb/s) PAM4 Transmission Using 97-GHz Bandwidth Analog Multiplexer," IEEE Photonics Technology Letters, vol. 30, no. 20, pp. 1749-1751, Oct.15, 2018.
<u>https://www.youtube.com/watch?v=DXYje2B04xE</u>

First SiGe BiCMOS sampler for 100 Gbaud PAM-4 reception demonstrated

X.-Q. Du, M. Grözing, A. Uhl, S. Park, F. Buchali, K. Schuh, and M. Berroth, "A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2019), Boston, MA, USA, 2019.

2.2 2:1 ATI AFE for ADC: Introduction to ATI Principle

- Asynchronous Time-Interleaving (ATI)
 - Proposed by Tektronix and already used for 70GHz / 200GSps oscilloscopes
 - An analog interface pre-processes the signal alleviating the specifications for THAs and ADCs (required analog bandwidth is reduced)
 - Clocks in analog interface and sampling/digitizing can be asynchronous

2.2 2:1 ATI AFE for ADC: ATI Principle

Sampling & Filtering (ATLAFE) sampling with appropriate clock phases and lowpass filtering

Input signal

Time-Interleaved ADCs required analog bandwidth is fs/4; upsampling is implicit in recombination of outputs

Recombination of TI-ADC outputs spectral components with opposite sign are cancelled

WS-01: SiGe BiCMOS Integrated circuits for millimeter-wave applications D/A and A/D Conversion Key ICs for Broadband Communications

- 11 -

URM1

- 12 -

2.2 ATI AFE for ADC: Building Blocks

Low pass filter

DC Gain	-0.6 dB
Peak	0.83 dB
3dB Bandwidth	11.2 GHz
Gain at 20 GHz	-32 dB
HD3	-42 dB
rms Input Noise	1.65 mV

Frequency divider (input: 40GHz sine)

Peak-peak Output Voltage	355 mV
Duty Cycle	49.95 %

Mixer block

DC Gain	0.1 dB
Output Bandwidth	22.8 GHz
HD3	-46.1 dB

Input/output buffer chain

DC Gain	-0.6 dB
3dB Bandwidth	46.5 GHz
HD3	-48.6 dB

Test chip for 40 GS/s 2-channel ATI blocks designed (frequency divider, mixer, lowpass filter, output buffer)

Target:

≥ 40 GS/s ≥ 20 GHz AFE 4-channel ATI output 4 commercial ADCs, i.e. AD9212 10-GSps 12bit

3.1 AMUX 2:1 AFE for DAC: Operation Principle

2:1 AMUX block diagram

WS-01: SiGe BiCMOS Integrated circuits for millimeter-wave applications D/A and A/D Conversion Key ICs for Broadband Communications

2:1 AMUX RF substrate layout

USAAR

3.1 AMUX 2:1 AFE for DAC: Core Schematic

WS-01: SiGe BiCMOS Integrated circuits for millimeter-wave applications D/A and A/D Conversion Key ICs for Broadband Communications

- 16 -

3.1 AMUX 2:1 AFE for DAC: Dimensioning & Linearity

- 17 -

Ν

Simulated eye diagrams (with layout extract)

PAM-4 (128 GS/s, 200mV/div)

PAM-8 (100 GS/s, 200mV/div)

Parameter	Target Spec	Simulation/implemented at Tapeout
Sampling Rate SR=1/T	≥ 100GS/s up to 128 GS/s	≥ 128GS/s
ENoB	≥ 6 within 1 st Nyquist band	 > 6.5 within 1st Nyquist band (without layout extract) > 7 up to 55 GHz (without layout extract)
Gain	V_u ≥ 1 (voltage gain)	V _u = 0.8 (voltage gain)
Full Scale Swing	1 Vpp differential (500mVpp single-ended)	800mVpp differential (400mVpp single-ended)
Bandwidth	> 50 GHz (70 GHz targeted)	> 70 GHz (without substrate, connectors,)

DAC Simplified Block Diagram

DAC Toplevel Layout Die size ~ 5140 x 6042 μm² **MICRAM**

255/255

127/255

63/255 80 31/255

31/255

15/255

7/255

3/255

1/255

0/255

3.2 Single Core DAC: Simulated Eye Diagrams

PAM-4 (256 Gb/s) eye diagram at 128 GS/s

PAM-8 (384 Gb/s) eye diagram at 128 GS/s

PAM4 (128.2 GBd / 128.2 GS/s, no FIR)

2.34 ps / div

PAM8 (128.2 GBd / 128.2 GS/s, no FIR)

2.34 ps / div

- Without assembly parasitics •
- Pure DAC performance, no digital filter applied •

3.2 Single Core DAC: Simulated Resolution & Bandwidth

Sinewave Synthesis results at 128 GS/s

optimistic simulation without parasitics

Parameter	Target Spec	optimistic simulation results/
		implemented at Tapeout
Sampling Rate	≥ 130 GS/s	\checkmark
SR=1/T	as far as possible tunable	
Phys. Resolution	8 bit	\checkmark
ENoB	≥ 4 within 1 st Nyquist band	> 4.5 within 1 st Nyquistband
		> 5.5 up to 50 GHz
		(without assembly parasitics)
Bandwidth	> 50 GHz	> 70 GHz
	(65 GHz targeted)	(without substrate, flange connectors,)
Full Scale Swing	1 Vpp differential	400 mVpp 1.2 Vpp differential
	(500 mVpp single-ended)	
Synchronization	up to 4 DAC ICs	Synchronization concept implemented
Pattern Memory Size	≥ 512 kSamples	512 kSamples

4. Application Experiments: Electrical B2B PAM4 (I)

X.-Q. Du, M. Grözing, A. Uhl, S. Park, F. Buchali, K. Schuh, and M. Berroth, "A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2019), Boston, MA, USA, 2019.

- Direct coupling of DAC to frontend
- PAM4 signal at variable symbol rate
- Oversampling in Tx for symbol rates <100 GBaud (different conditions in Tx)
- SNR 24 dB down to 19 dB of the end to end system

F. Buchali, K. Schuh, S. T. Le, X.-Q. Du, M. Grözing, and M. Berroth, "A SiGe HBT BiCMOS 1-to-4 ADC frontend supporting 100 GBaud PAM4 reception at 14 GHz digitizer bandwidth," in 2019 Optical Fiber Communication Conference (OFC 2019), 2019. https://doi.org/10.1364/OFC.2019.Th4A.7

4. Application Experiments: Optical PAM4 over Fibre (I)

- Tx
- 100 GSa/s DAC + driver
- LiNb amplitude modulator
- Laser at 1550 nm, P_{out} up to 15 dBm
- Link
 - Data center reach = 500 m
 - Long reach = 10 km
 - Extended reach = 40 km
 - Chromatic fiber dispersion
- = 17 ps/nm/km

Rx

- High bandwidth PD, electrical amplifier
- 1-to-4 ADC frontend, electrical amp with differential to single ended conversion
- Sampling at 112 GSa/s, Nyquist frequency is >50 GHz
- ADC at 50 GSa/s, bandwidth 14 GHz ... 20 GHz
 - DCF ... Dispersion Compensation Fiber
 - SOA ... Semiconductor Optical Amplifier
 - SMF ... Single -Mode Fiber
 - TDC ... Tuneable Dispersion Compensation

-. Buchail, K. Schun, S. T. Le, X.-Q. Du, M. Grozing, and M. Berroth, "A Side HBT BICMOS 1-to-4 ADC frontend supporting 100 GBaud PAM4 reception at 14 GHz digitizer bandwidth," in 2019 Optical Fiber Communication Conference (OFC 2019), 2019. https://doi.org/10.1364/OFC.2019.Th4A.7

4. Application Experiments: Optical PAM4 over Fibre (II)

- Requires +2.4 dBm and -0.3 dBm at KP4 and EFEC threshold
- SNR is slightly decreased by optical system by ~0.5 dB
- Down to 16 GHz bandwidth no power penalty, at 14 GHz 0.8 dB power penalty

F. Buchali, K. Schuh, S. T. Le, X.-Q. Du, M. Grözing, and M. Berroth, "A SiGe HBT BiCMOS 1-to-4 ADC frontend supporting 100 GBaud PAM4 reception at 14 GHz digitizer bandwidth," in 2019 Optical Fiber Communication Conference (OFC 2019), 2019. https://doi.org/10.1364/OFC.2019.Th4A.7

4. Application Experiments: Optical PAM4 over Fibre (III)

Equalized amplitude

1.5

0.5

-0.5

-1.5

0

Transmission distance (km)

BER below the EFEC threshold for

- 500m
- 10 km
- 40 km

Volterra

• mitigate residual nonlinearities

4

- improves BER below KP4
- gain is 1/2 decade in BER
- negligible gain in distance

100 GBd PAM-4 transmission with BER below the EFEC threshold with linear equalization and BER even below KP4 threshold with Volterra equalization

F. Buchali, K. Schuh, S. T. Le, X.-Q. Du, M. Grözing, and M. Berroth, "A SiGe HBT BiCMOS 1-to-4 ADC frontend supporting 100 GBaud PAM4 reception at 14 GHz digitizer bandwidth," in 2019 Optical Fiber Communication Conference (OFC 2019), 2019. https://doi.org/10.1364/OFC.2019.Th4A.7

WS-01: SiGe BiCMOS Integrated circuits for millimeter-wave applications D/A and A/D Conversion Key ICs for Broadband Communications

in production of the second of the desired place and

Blander Metri Sourisher horis Sarie & S.

8

#Samples

6

10

12

14

16

 $x 10^4$

- 1. Why SiGe-HBT Converter (-AFEs)? Only SiGe-HBTs provide the necessary bandwidth
- 2. A/D Conversion: Time-Interleaving Analog Front-Ends
 - 1. STI 1:4 AFE (ADeMUX) @ 112 GS/s measured
 - 2. ATI 1:4 AFE concept for 40 GS/s designed & simulated
- 3. D/A Conversion: Analog MUX and Single-Core Front Ends
 - 1. STI 2:1 AFE (AMUX) for 128 GS/s designed & simulated
 - 2. Single-core DAC 128 GS/s designed & simulated
- A/D and D/A Application Experiment
 100 GBd PAM4 (200 Gb/s) over 40 km with DD-Rx demonstrated below EFEC and KP4-BER-thresholds

Thank you

EUROPEAN MICROWAVE WEEK 2019

PORTE DE VERSAILLES PARIS, FRANCE 29TH SEPTEMBER - 4TH OCTOBER 2019

Exhibition Hours: Tuesday, 1st October 9.30 - 18.00 Wednesday 2nd October 9.30 - 17.30 Thursday 3rd October 9.30 - 16.30

The research leading to these results has received funding from the European Commission's ECSEL Joint Undertaking under grant agreement n° 737454 - project TARANTO - and the respective Public Authorities of France, Austria, Germany, Greece, Italy and Belgium.

